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Abstract—This brief analyzes the jitter as well as the power
dissipation of phase-locked loops (PLLs). It aims at defining a
benchmark figure-of-merit (FOM) that is compatible with the
well-known FOM for oscillators but now extended to an entire
PLL. The phase noise that is generated by the thermal noise in
the oscillator and loop components is calculated. The power dissi-
pation is estimated, focusing on the required dynamic power. The
absolute PLL output jitter is calculated, and the optimum PLL
bandwidth that gives minimum jitter is derived. It is shown that,
with a steep enough input reference clock, this minimum jitter is
independent of the reference frequency and output frequency for
a given PLL power budget. Based on these insights, a benchmark
FOM for PLL designs is proposed.
Index Terms—Clock generation, clock multiplier, figure-of-
merit (FOM), frequency synthesizer, jitter, low jitter, low noise,
phase-locked loop (PLL), phase noise, timing jitter.
I. INTRODUCTION
PHASE-LOCKED loops (PLLs) are commonly used inalmost every electronic system that needs timing of some
kind, which is in the form of a clock or reference frequency.
The timing jitter or phase noise of the PLL output is generally
used as the main quality criterion. This brief aims at defining
a benchmark figure-of-merit (FOM) to evaluate the PLL jitter
performance in relation to the consumed power. A FOM can
be instrumental for comparing designs, in a similar way as for
analog-to-digital converters (ADCs) [1] or voltage-controlled
oscillators (VCOs) [2], [3], and can stimulate the development
of power-efficient high-performance PLLs.
To date, many different PLL architectures have been devel-
oped [4], [5]. However, the core of most PLLs is the same,
i.e., the “classical PLL” architecture, as shown in Fig. 1(a). It
consists of a VCO that is locked to a reference clock by a feed-
back loop with the following “loop components”: a phase de-
tector/charge pump (PD/CP), a loop filter (LF), and a frequency
divider that divides by N . The VCO and the loop components
all add noise and contribute to jitter at the PLL output.
The PLL jitter has been the topic of numerous studies
[6]–[9]. Different from previous works, this brief focuses
on finding a systematic relation between the PLL jitter and
key design parameters like the reference frequency, output
frequency, loop bandwidth, and power consumption. As
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Fig. 1. Classical PLL (a) architecture and (b) phase domain model.
changing these parameters largely affects the timing error in
a systematic way, it makes sense to define a benchmark FOM
that normalizes for this systematic dependency. This makes
it possible to compare PLLs that are designed for different
applications and get an indication of their relative merits.
This brief is arranged as follows. Section II analyzes the
phase noise of the classical PLL. Section III estimates the
noise contribution and power consumption of the VCO, and
Section IV does this for the loop components. Section V
discusses the PLL output jitter and how it can be optimized.
Based on the insights developed, a benchmark FOM for PLL
designs is proposed. Section VI draws the conclusions.
II. CLASSICAL PLL PHASE NOISE
A linear phase-domain model for the classical PLL is shown
in Fig. 1(b), where Kd is the PD/CP detection gain, FLF(s) is
the loop filter transimpedance transfer function, and KVCO is
the VCO tuning gain. Various noise sources are also shown.
Similar to [7] and [8], we focus on the fundamental limitations
due to the thermal noise that normally dominates the jitter and
neglects the 1/f noise. Therefore, the VCO phase noise has a
1/f2 shape due to the integration of white noise, whereas the
spectrum of the other noise sources is flat. The noise transfer
function from the VCO to the PLL output can be calculated as
HVCO(s) =
1
1 + 1N ·Kd · FLF(s) · KVCOs
=
1
1 + G(s)
(1)
where G(s) is the PLL open-loop transfer function, and s =
j2πf .
The rest noise originates from the loop components and
is called the loop phase noise. When referred to the divider
1549-7747/$25.00 © 2009 IEEE
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Fig. 2. Overall PLL output phase noise with 1/f noise neglected.
input,1 the loop phase noise can be calculated as
Lloop≈ Sφ,loop2 =
1
2
·N2 ·
(
Sφ,ref+Sφ,div+Sφ,PD+
Si,CP
K2d
)
(2)
where the phase noise is expressed with the often used single-
sideband noise power to carrier power ratio L, which is half
of the power spectral density S. In (2), we neglected the loop
filter noise Sv,LF since it can be made negligible without
adding power by either properly sizing the filter components
[10] or lowering KVCO by design [11]. The reference clock is
commonly generated by crystal oscillators whose phase noise
is usually also negligible. The reference phase noise Sφ,ref is
mainly contributed by reference dividers or reference buffers.
The noise transfer function from the (divider input referred)
loop phase noise to the PLL output can easily be calculated as
Hloop(s) =
G(s)
1 + G(s)
= 1−HVCO(s). (3)
Comparing (1) and (3), the VCO phase noise is high-pass fil-
tered, whereas the loop phase noise is low-pass filtered. More-
over, the 3-dB bandwidth for the two transfer functions is the
same and determined by G(s). We define their 3-dB bandwidth
as the PLL bandwidth fc. Fig. 2 shows the overall PLL output
phase noise when a first-order low-pass loop filter is used. The
loop phase noise is also referred to as PLL in-band phase noise
since it dominates when the offset frequency fm < fc.
III. VCO PHASE NOISE AND BENCHMARKING
The VCO phase noise has been the topic of numerous studies
[3], [12]. It is found that the phase noise of a VCO is often
systematically dependent on design parameters like oscillation
frequency fVCO, power dissipation PVCO, and offset frequency
fm, at which the phase noise is measured. To compare the
quality of VCO designs, the following benchmark FOM [2],
[3] is widely used:
FOMVCO = 10 log
(
LVCO(fm) · f
2
m
f2VCO
· PVCO
1 mW
)
. (4)
The unit of FOMVCO is dBc/Hz (L times a dimensionless
factor). A smaller FOMVCO corresponds to a better VCO
1Here, the loop phase noise is referred to the divider input (not to the PD
input!), so that its level can directly be measured at the PLL output.
Fig. 3. Schematic of (a) a three-state PD/CP and (b) a divider with
synchronization.
design.2 The VCO phase noise can thus be expressed using
FOMVCO as
LVCO(fm) = 10
FOMVCO/10
PVCO/1 mW
· f
2
VCO
f2m
. (5)
IV. LOOP PHASE NOISE AND BENCHMARKING
In [13], Banerjee found that the (in-band) loop phase noise
is related to N and the frequency of the reference clock (which
was measured at the PD input) fref as
Lloop ∝ N2 · fref . (6)
He proposed a normalized phase noise floor PN1Hz to
benchmark the quality of a loop design, i.e.,
PN1Hz =
Lloop
N2 · fref . (7)
The Banerjee model was applied to a wide range of PLLs in
the industry and was supported by measurement results [13].
However, the theoretical basis for (6) is not clear in [13].
Moreover, (7) does not suffice as a benchmark FOM for the PLL
loop since it does not take into account the power consumption.
The analysis hereinafter addresses these issues.
To analyze the loop phase noise, we assume that the popular
three-state PD/CP, as shown in Fig. 3(a), is used. In divider
designs, synchronization is often used to minimize the divider
noise, as shown in Fig. 3(b). The only noise source of the
divider is then the retiming D-FlipFlop (DFF). The divide-by-N
block only acts as an edge selector and does not contribute to
noise. Its power consumption can thus be progressively scaled
down [14]. As we aim to model the power needed to meet
a certain phase noise/jitter requirement, we will subsequently
ignore the divide-by-N block and only model the power of the
retiming DFF.3
A. Phase Noise Due to the Reference Path, Divider, and PD
Among the loop noise sources, Sφ,ref , Sφ,div, and Sφ,PD are
caused by circuits like the reference buffer, retiming DFF, and
PD, which all (effectively) run at the frequency fref and all
2Sometimes the negative of (4), i.e., a FOMVCO with plus sign, is used [3],
but this leads to very strange units for FOMVCO.
3There can be occasions where the power of the divide-by-N block becomes
significant, e.g., to make it fast enough to cover very high VCO frequencies.
However, this is not because of jitter or noise requirements.
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respond to zero crossings at their inputs with zero crossings at
their outputs. The output phase noise can be calculated from the
absolute output jitter σt as [14]
Sφ = 8π2 · fref · σ2t . (8)
The output jitter of circuits like DFFs or inverters is related to
the output noise voltage v2n and the slope of the output voltage
at its zero crossing SLout as [14], [15]
σ2t =
v2n
SL2out
=
Fn · kT/Cout
SL2out
(9)
where Fn is the noise factor, and Cout is the capacitance at the
output node. In the analysis below, we assume that the slope of
the circuit input SLin is big enough and does not limit SLout.
Thus, (9) calculates the minimum achievable jitter of the circuit.
The minimum power consumed by a circuit is the dynamic
power, which can be calculated as
P = fref · Ctot · V 2dd (10)
where Ctot is the total capacitance of the circuit.
Combining (9) and (10), we get
σ2t =
fref
P
·
{
Fn · kT · V 2dd · Ctot/Cout
SL2out
}
. (11)
To minimize the output jitter, designers can optimize the
circuit by choosing the relative sizes of components, e.g., to
maximize SLout. Once this optimization has been done, the
jitter can always be reduced on a system level via admittance
level scaling [16]. Admittance level scaling puts n identical
circuits in parallel. As a result, the power consumption is n
times higher and v2n is n times lower while the voltage slope
at every node does not change [16]. Thus, Ctot/Cout as well as
Fn remains the same as all the node admittances scale together.
Therefore, on the system level, we can treat the bracketed part
in (11) as a design-dependent constant and get
σ2t ∝ fref/P. (12)
For the loop noise contributions Sφ,div, Sφ,ref , and Sφ,PD,
we can conclude with (8) and (12) that
Sφ ∝ f2ref/P. (13)
B. Phase Noise Due to the CP
Different from the circuits in Section IV-A, the CP outputs
current/charge instead of crossing moments. Assuming for sim-
plicity that the CP up and down current sources have the same
properties, the power spectral density of the (thermal) noise
current generated by the CP is
Si = 2× 4kTγ · gm,CP = 8kTγ · (αICP/Veff,CP) (14)
where γ and Veff,CP are, respectively, the noise factor and the
effective gate voltage of the transistors in the current sources,
ICP is the CP current, α is the transistor model parameter that
is equal to 2 for the square-law model, and αI/Veff represents
the transconductance gm.
In steady state, the CP is switched on only for a fraction
of time τPD of each period Tref to avoid the dead zone. The
equivalent CP (thermal) noise current can be calculated as [9]
Si,CP = Si · (τPD/Tref). (15)
The minimum power needed by a CP is related to the charge
delivered in steady state
PCP = ICPVdd × (τPD/Tref) = ICPVddτPD · fref . (16)
For a three-state PD/CP, it is well known that Kd = ICP/2π.
With (14)–(16) and some manipulations, we get
Si,CP
K2d
=
f2ref
PCP
·
{
τ2PD ·
32π2αγ · kT · Vdd
Veff,CP
}
∝ f
2
ref
PCP
(17)
where the bracketed part is treated as a design- and process-
dependent constant.
C. Loop Phase Noise Benchmarking
When admittance level scaling is applied to the whole loop,
the relative power contribution of each block is kept the same
since all the blocks equally scale. Based on (2), (13), and
(17) and the previously mentioned assumptions, we can con-
clude that
Lloop ∝ N2 · fref · fref
Ploop
=
f2out
Ploop
(18)
where Ploop is the power consumption of the PLL loop as a
whole, excluding the VCO.
Note that we assumed dynamic power consumption, i.e.,
Ploop scales with fref , so (18) shows the same proportionality
as the Banerjee model in (6). In addition to (6), (18) also takes
into account the power dissipation. For a given fout, using a
larger fref not only reduces the (in-band) loop phase noise but
also increases the power consumption.
Based on (18), we propose to define a benchmark FOM for
PLL loop designs as
FOMloop = 10 log
[
Lloop ·
(
1 Hz
fout
)2
· Ploop
1 mW
]
(19)
where fout and Ploop are normalized to 1 Hz and 1 mW,
respectively, so that the unit of FOMloop is dBc/Hz, which is
the same as for FOMVCO. A smaller FOMloop corresponds to a
better loop design. The loop phase noise can now be expressed
with FOMloop as
Lloop = 10FOMloop/10 ·
(
fout
1 Hz
)2
· 1 mW
Ploop
. (20)
V. PLL JITTER AND BENCHMARKING
A. PLL Output Jitter
Jitter can be characterized in several different ways [6]. This
brief chooses to use absolute jitter as it is often used in the PLL
design literature. The relation with other jitter measures can be
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found in [6]. The variance of the long-term PLL absolute jitter
is related to the phase noise as
σ2t,PLL=
2
∫∞
0 LPLL(fm)dfm
(2πfout)2
=
1
2π2f2out
·
∞∫
0
LPLL(fm)dfm.
(21)
The PLL output jitter variance σ2t,PLL is the sum of the jitter
variance caused by the VCO σ2t,VCO and the loop σ2t,loop. Thejitter variance due to the VCO can be calculated as
σ2t,VCO=
1
2π2f2out
·
∞∫
0
LVCO(fm)·|HVCO(j2πfm)|2dfm. (22)
The value of (22) is dependent on the bandwidth and shape
(related to phase margin) of HVCO(s). Assuming a given open-
loop transfer function G0(s) that results in a close-loop transfer
function HVCO,0(s) with a 3-dB bandwidth of fc,0, scaling the
bandwidth to fc while keeping the same shape (thus the phase
margin) results in a new transfer function [17]
HVCO(s) = HVCO,0
(
s · fc,0
fc
)
. (23)
Substituting (23) into (22) yields
σ2t,VCO=
1
2π2f2out
·
∞∫
0
LVCO(fm)·
∣∣∣∣HVCO,0
(
j2πfm · fc,0
fc
)∣∣∣∣
2
dfm.
(24)
Since the VCO phase noise has a 1/f2 shape, the VCO phase
noise can also be expressed as
LVCO(fm) = LVCO(fr) · f
2
r
f2m
(25)
where LVCO(fr) is the VCO phase noise measured at a certain
offset frequency fr. We can then rewrite (24) as
σ2t,VCO=
LVCO(fr)·f2r
2π2f2out
·
∞∫
0
∣∣∣∣HVCO,0
(
j2πfm · fc,0
fc
)∣∣∣∣
2
dfm
f2m
=
LVCO(fr)·f2r
2π2f2out
· fc,0
fc
·
∞∫
0
|HVCO,0(j2πf)|2 df
f2
. (26)
Substituting (1) into (26) and using s = j2πf yields
σ2t,VCO=
2LVCO(fr)·f2r
f2out
· fc,0
fc
·
∞∫
0
∣∣∣∣ 1s ·[1+ G0(s)]
∣∣∣∣
2
df. (27)
Using a similar analysis as for the VCO, the PLL output jitter
variance due to the loop can be calculated as
σ2t,loop =
Lloop
2π2f2out
· fc
fc,0
·
∞∫
0
∣∣∣∣ G0(s)1 + G0(s)
∣∣∣∣
2
df. (28)
B. PLL Jitter Optimization
It is clear from (27) and (28) that a larger value of fc will
lower the output jitter due to the VCO while raising the jitter
contribution of the loop. The optimum PLL bandwidth fc,opt
that gives the minimum PLL output jitter can be calculated with
(27) and (28) as
fc,opt=
√
LVCO(fr) · f2r
Lloop · 2π ·
√√√√√√f2c,0 ·
∫∞
0
∣∣∣ 1s·[1+G0(s)]
∣∣∣2 df∫∞
0
∣∣∣ G0(s)1+G0(s)
∣∣∣2 df .
(29)
Given fc,opt, the minimum PLL output jitter variance
σ2t,PLL,min is
σ2t,PLL,min =
1√
Ploop · PVCO
· 10
FOMloop+FOMVCO
20
·
√∫ ∞
0
∣∣∣∣ G0(s)1+G0(s)
∣∣∣∣
2
df ·
∫ ∞
0
∣∣∣∣ 1s · [1+G0(s)]
∣∣∣∣
2
df · 2
π
· 1 mW
1 Hz
(30)
where the VCO and the loop phase noise are represented with
FOMVCO and FOMloop by using (5) and (20). Substituting
fc,opt into (27) and (28), it can be shown that σ2t,VCO =
σ2t,loop = σ
2
t,PLL,min/2. This means that the VCO and the loop
components contribute equal jitter in an optimized PLL design.
Substituting (29) with typical values of G0(s) and fc,0 into (25),
it can be shown that LVCO(fc,opt) ≈ Lloop, which means that
fc,opt is approximately where the spectrum of the VCO and
the loop noise intersects. These conclusions are similar to the
conclusions drawn in [5].
For a given PLL power budget PPLL, it is easy to show
that the minimum value of (30) occurs when Ploop = PVCO =
PPLL/2, when the other conditions are kept the same. This
means that the VCO and the loop components consume equal
power in an optimized PLL design. With this observation, the
minimum PLL jitter variance in (30) evolutes to
σ2t,PLL,min =
1
PPLL
·
{
10
FOMloop+FOMVCO
20 · 4
π
· 1 mW
1 Hz
}
·
⎧⎪⎨
⎪⎩
√√√√√∫ ∞
0
∣∣∣∣ G0(s)1 + G0(s)
∣∣∣∣
2
df ·
∞∫
0
∣∣∣∣ 1s · [1 + G0(s)]
∣∣∣∣
2
df
⎫⎪⎬
⎪⎭ . (31)
It should be noted that the optimal PLL bandwidth for
minimum jitter may not meet the stability or locking time
requirements, and spending equal power on the loop and the
VCO may also have practical difficulties. However, they are
still the theoretical optimum under the conditions mentioned.
Practically, they provide designers the directions for PLL jitter
and power optimization.
C. PLL Benchmarking and Discussion
In (31), the first bracketed part is a constant that is determined
by the quality of the VCO and loop design. The second brack-
eted part, i.e., the integration, is related to the phase margin
of the loop transfer function. The optimum phase margin for
minimum jitter is different for different PLL types and orders
[8]. For example, the phase margin in a second-order type-II
PLL is preferred to be large [8]. When the phase margin is close
to 90◦, the value of the integration is about 0.25, and we get
σ2t,PLL,min=
1
PPLL
·10
FOMloop+FOMVCO
20 · 1
π
· 1 mW
1 Hz
. (32)
Authorized licensed use limited to: UNIVERSITEIT TWENTE. Downloaded on March 23, 2009 at 07:01 from IEEE Xplore.  Restrictions apply.
GAO et al.: JITTER ANALYSIS AND A BENCHMARKING FIGURE-OF-MERIT FOR PHASE-LOCKED LOOPS 121
Fig. 4. ISSCC low-jitter PLL designs (Year_PaperNumber).
When the integration part in (31) is treated as a (PLL type
and order dependent) constant, we can conclude that
σ2t,PLL,min ∝ 1/PPLL. (33)
We can see that when a PLL design is optimized, i.e., when
(31) holds (equal loop and VCO power, and optimal PLL
bandwidth), the minimum PLL jitter is independent of fref 4 and
fout, given a fixed PLL power budget. Note that for a higher
fout, the loop and VCO phase noise is higher according to (5)
and (20). However, the output clock period is smaller with a
higher fout. When the phase noise is converted to jitter using
(21), these two factors cancel out. A similar observation was
also made in [18]. Based on (33), we define a PLL benchmark
FOM as
FOMPLL = 10 log
[(σt,PLL
1s
)2
· PPLL
1 mW
]
. (34)
The unit of FOMPLL is decibels. A smaller FOMPLL corre-
sponds to a better PLL design.
Comparing (31) and (34), we can see that
FOMPLL ∝ FOMloop + FOMVCO. (35)
Therefore, the design quality of the loop and VCO is equally
important. This is intuitive since the loop and the VCO have
equal contribution to both power and jitter in an optimized PLL
design.
With the defined PLL FOM, different PLL designs can be
compared by using a single number. Fig. 4 shows the per-
formance of some PLL designs in the recent years’ Interna-
tional Solid State Circuits Conference (ISSCC) along with the
FOMPLL lines. We can see that the FOMPLL improves over
the years, as we would expect for a conference that claims to
present the state-of-the-art work. The state-of-the-art FOMPLL
is close to −240 dB.
VI. CONCLUSION
The phase noise and the power consumption of the VCO
and loop components in a classical PLL have been analyzed.
4Note that we assumed a steep enough input clock. If the reference input is
a low-frequency sine wave, then SLin is low and limits SLout. In that case,
SLout is typically proportional to SLin. Increasing fref then could reduce the
jitter.
A benchmark FOM for loop designs (FOMloop) has been pro-
posed, complementary to the existing VCO FOM. The absolute
PLL output jitter has been calculated, and an expression for
the minimum jitter has been derived. It has been shown that, to
minimize the output jitter for a given power budget, designers
should aim at the following: 1) spending equal power on the
loop and the VCO; and 2) setting the loop bandwidth such
that the loop and the VCO equally contribute to the total jitter.
In such an optimized PLL, the minimum jitter is independent
of the reference frequency and output frequency for a given
power budget. Based on these insights, a benchmark FOM for
PLL designs (FOMPLL) has been proposed. It can be used to
compare various PLL designs in applications where jitter is
important. Moreover, system designers can use it to predict and
tradeoff jitter and power during system-level design.
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